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The market for compound semiconductor based devices, while much smaller than silicon based 
devices, continues to expand. Several types of products have now reached the stage of 
significant manufacturing volumes, including light-emitting diodes (LEDs), laser diodes (LDs), 
solar cells and photocathodes. Electronic devices, such as HEMTs and HBTs, are also increasing 
in volume to fi//a need in the cellular phone, DBS, and other high frequency marketplaces. 
All of these devices are based on bandgap engineering and require one or more epitaxial 
layers. Growing these epitaxial layers has traditionally been a low volume and expensive 
process, typically on single small wafers or pieces of wafers. 
T 
he types of process have 
included VPE, LPE, MBE 
and MOCVD [1]. The latter 
two are the only techniques to date 
capable of reproducibly generating 
the advanced evice structures that 
require very thin layers and mono- 
layer abrupt transitions in composi- 
t ion,  and have become the 
predominant growth methods. As 
the manufacturing volumes in- 
creased, higher capacity (multi-wa- 
fer) tools were required, and 
MOCVD has become the preferred 
technique. This is particularly true for 
devices where competition is high and 
cost is important, namely high bright- 
ness (HB) LEDs, solar cells and 
photocathodes. New LD production 
lines are also more often based on 
MOCVD, rather than MBE. In 
electronic devices, the volumes are 
lower and growth times shorter, 
helping to reduce the disadvantages 
of MBE's slow growth rate and high 
capital and running costs, and pro- 
duction tasks for these devices are 
currently split between MOCVD and 
MBE. 
Cost-of-Ownership (COO) models 
have met wide acceptance in the 
silicon world for helping decide 
which process and which tool is best 
suited for a particular task. In the 
compound semiconductor world, 
there are many different echniques 
and processes, in addition to device 
types, so COO models have typically 
not yet been used. As the production 
volumes increase, however, dominant 
techniques tend to emerge, and this 
helps simplify some of the decision 
making. As we saw above, the 
MOCVD technique has become a 
preferred method of depositing epi- 
taxial layers for advanced devices 
being manufactured in high volume. 
We have therefore developed a CO0 
model for the MOCVD process that 
enables the user to accurately com- 
pare the epitaxial wafer manufactur- 
ing cost and throughput for MOCVD 
tools of varying capacities and from 
different manufacturers. The model 
can also be used to look at what effect 
changing the process, maintenance 
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Table 1. Times required for all steps in a run cycle for the HB-LED process defined in the text, 
including all scheduled maintenance. Both the Discovery and Enterprise series systems are shown 
(when only one number is given, the times for the two series are the same). 
CYCLE TIME BUDGET FOR RDR SYSTEMS 
Time (mins) 
EVERY RUN: 
Load wafers and close reactor/gate valve 2 
Pump down/purge 3 
Heat wafers to oxide desorb temperature 10 
Oxide desorption 10 
Change temp to growth temp 0 
(Grow structure) 
Cool wafers to reqd unload temp 6 
Purge/backfill and open 0 
Unload wafers 2 
Total: 33 
ADDITIONAL TIME REQUIRED FOR LOAD-LOCKED SYSTEMS 
(every 3 or 10 runs, Discovery or Enterprise series respectively) 
Load wafer carriers into Ioadlock 1 or 3 
and close (Discovery/Enterprise) 
Pump down to required pressure 
(Perform growth runs) 
Backfill, test atmosphere, and open 
Unload wafer carriers 
Total: 
Total/run: 
6or9  
10 or 10 
1 or3 
18 or 25 
6 or 2.5 
Total time/run required for overhead (non maintenance) 39 or 36 
(Discovery/Enterprise) 
ROUTINE CLEANING: 
Clean wafer carriers 
Clean reactor/replace liner every 
Clean exhaust system 
performed offline 
1,000!am, 
time needed=8 hrs 
every 1,000pm, included 
in reactor clean 
OTHER SCHEDULED MAINTENANCE: 
Particle trap clean or replacement 
Phosphorus trap clean/replacement 
Vacuum pump maintenance 
Gas "scrubber" maintenance 
Bubbler changes 
Gas cylinder changes 
every 250pm, 15 mins 
every 1000pm, 15 mins 
manufacturer's chedule 
dual units, performed in 
parallel with process 
dual units or performed 
on weekends 
dual units 
intervals, precursor materials, etc., 
will have on the throughput and cost 
of the product. Our COO model takes 
into account he characteristics of the 
tool itself (such as cycle time, main- 
tenance needs, materials usage and 
capacity), the process (growth rate, 
thickness, special steps), the facility 
(number of shifts worked, space and 
labor costs), and materials needed 
(process and carrier gases, MOs, 
utilities, etc.). We believe this model 
can help optimize the epitaxial pro- 
cess, since it enables the user to 
quickly look at the effects of chan- 
ging the process parameters, to com- 
pare changing the number of shifts vs 
adding additional tools, and to quan- 
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tify the contributions to the final 
product cost from different sources. 
We have already used the model to 
help develop our Enterprise series of 
large MOCVD tools and to optimize 
them for manufacturing. 
In this paper we explain the logic 
behind the COO model, and use it to 
compare wafer throughput and pro- 
duction cost for different tool sizes. 
We also look at the effects of 
changing some of the process para- 
meters, and examine the relative 
importance of the various input 
parameters. We use as our main 
example the growth of InGaAIP HB- 
LED structures on GaAs substrates. 
While this is not the only high volume 
application for compound semicon- 
ductors, it is representative since it 
requires careful control of composi- 
tion and doping, is currently increas- 
ing in volume rapidly and is very cost 
sensitive. Other structures are also 
addressed to demonstrate he versati- 
lity of the model. 
Explanation of 
COO model 
In this section we will define the 
formulas and explain the assump- 
tions made. For a realistic compar- 
ison between tools, particularly those 
offered by different vendors, it is 
necessary to look closely at all the 
parameters involved, particularly 
maintenance, and ensure that all 
operations are included and realisti- 
cally assessed. Many of these func- 
tions are dismissed as involving little 
or no time but turn out to be serious, 
particularly when the tool is run hard 
in a multi-shift operation. For in- 
stance, cooling time is unimportant if
it can occur at the end of a one-shift 
operation, but has to be added to the 
run time for multiple shifts. Another 
example is performing routine main- 
tenance tasks such as cleaning on 
second or third shift for a one or 
two shift operation respectively; once 
again, this time must be added in on a 
three shift operation and it reduces 
throughput. We have therefore tried 
to define all the major operations and 
have assigned them times based on 
our and our customers' experience. 
We first look at the total cycle of 
one run, with the time d~fined as 
follows: 
RUN T IME = Cycle time + 
Deposition Time (1) 
..:.~ %.  ~- .~ ::. ~.~:. .~. 
Cycle time (sometimes referred to as 
"overhead time", includes the follow- 
ing operations: 
1.1 Load wafers or wafer carrier into 
reactor and close reactor or gate valve 
1.2 Pump down and/or purge to 
desired purity level, establish carrier 
gas flow 
1.3 Heat wafers to oxide desorption 
temperature 
1.4 Desorb oxide (partly dependent 
on substrate type, manufacturer, and 
preparation technique) 
1.5 Change temperature to growth 
temperature and stabilize (this step 
will equal zero if the growth tempera- 
ture is greater than the desorption 
temperature) 
(Deposition of actual structure then 
takes place, but does not contribute to 
cycle time) 
1.6 Cool wafers to required unload 
temperature (compatible with unload- 
ing materials and environment) 
1.7 Purge, backfill and open reactor 
1.8 Unload wafers or wafer carrier to 
air, glove box, or load lock 
A load locked system has an addi- 
tional cycle time contribution as 
follows: 
1.9 Load all wafer carriers into load 
lock (note the wafer carriers may be 
either preloaded with wafers to mini- 
mize cycle time, or can be loaded as 
part of this operation) and close door 
1.I0 Pump/purge to required purity 
level/pressure and open gate valve 
(now the first growth cycle can 
commence with step 1.1 above, and 
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Figure 1. Yearly throughput of good wafers for the HB-LED structure and process defined in the text 
for four different RDR systems. 
continue through n complete cycles, 
where n is the number of wafer 
carriers in the load lock) 
1.11 Backfill load lock, verify absence 
of toxics, open to air 
i.12 Unload wafer carriers 
The combined time for steps 1.9-1.12 
is then divided by n, the number of 
carriers, to determine the average 
contribution to each run cycle. 
Deposition Time = Required total 
layer thickness / average growth rate 
The next task is to calculate the 
number of runs that can be made in 
one year: 
Throughput vs. Growth Rate 
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Figure 2. Yearly throughput of good HB-LED wafers as a function of average growth rate for a 
Discovery D180 RDR system. 
RUNS/YEAR = Available Hours / 
(Run Time + Average Routine 
Maintenance + Average Unsched- 
uled Maintenance) (2) 
Available Hours = Hours/shift x No. 
of shifts x days/week x weeks/year 
Routine Maintenance includes the 
following operations: 
2.1 Clean wafer carriers/susceptor 
2.2 Clean reactor, replace liner 
2.3 Clean exhaust system deposits, 
particle traps, etc. 
2.4 Maintain vacuum pumps and 
other vacuum components 
2.5 Maintain gas "scrubber" 
Unscheduled Maintenance (2.6) is 
the time required to replace failed 
components, and is generally a guess, 
given the wide variety of systems, 
processes and facilities (reliability of 
power, etc.) in the compound semi- 
conductor industry. 
These maintenance times are usual- 
ly dependent on the total thickness 
deposited, and so the frequency of 
performing the task will depend on 
the layer thickness. We have therefore 
assigned a prorated share of  each 
maintenance task to formula 2, 
which varies with the layer thickness 
chosen. 
Now the yearly throughput of  
wafers that meet specification can be 
calculated: 
THROUGHPUT = Capacity x 
Runs/Year x Yield (3) 
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Figure 3. Number of runs/year for different ypes of MOCVD reactor systems running the same HB- 
LED process, showing the effect cycle (or overhead) time has on throughput. 
3.1 Capacity is the number of wafers 
of specified size that can be loaded in 
each run, subject o each making the 
desired uniformity and other specifi- 
cations 
3.2 Runs/Year is calculated by for- 
mula 2 
3.3 Yield is the number of runs in 
which all wafers meet all specifica- 
tions, divided by the total number of 
runs started. Yield loss should there- 
fore include all test and calibration 
runs, in addition to those where 
wafers did not meet specs or where 
the equipment failed for any reason. 
If some wafers from a run meet specs 
and others do not, an average number 
of good runs should be calculated. 
Wafer throughput 
examples 
We will now look at the results of 
some throughput calculations using 
the above formulae. To illustrate the 
principles involved, it was necessary 
to pick a typical process and operat- 
ing conditions. Later we will look at 
the effects of changing these para- 
meters. The assumptions made are: 
• Process is III-V epitaxy, InGaA1P 
lattice matched to GaAs substrates 
for a HB-LED (AI containing 
materials typically are the most 
critical so far as oxygen and water 
vapor contamination are concerned 
[2,3]. This will necessitate maximum 
pump and purge times to achieve 
good device results. As pointed out 
in the introduction, the InGaA1P 
system also has stringent demands 
on alloy composit ion for both 
accurate lattice matching and con- 
trol of the color of the finished 
LED, and requires a high V/Ill 
ratio for good electroluminescent 
efficiency, making this a good 
exercise for a COO model). 
• The growth temperature is high 
enough that it exceeds the mini- 
mum oxide desorption temperature; 
therefore no extra time is needed for 
a temperature change after deso- 
rption and before starting the 
deposition. 
• Wafer cooling is to the temperature 
at which the wafers and carrier or 
susceptor can be exposed to the 
ambient atmosphere and handling 
mechanism (for an RDR, the load- 
lock is at vacuum and all surfaces 
are stainless steel, permitting safe 
transfer at T > 300°C [4]). 
• Loading and unloading the wafers 
involves the movement of one wafer 
carrier for RDR, except during the 
loadlock cycle when the individual 
wafers are typically loaded on to the 
carriers and the carriers loaded into 
the loadlock (see 1.9-1.12 above). 
• All systems are assumed to have 
efficient particle and phosphorus 
traps that require changing at 250 
and 1000p.m respectively. Any 
buildup of materials in the rest of 
the exhaust system is assumed to be 
slow enough that it only has to be 
cleaned infrequently (i.e. at the 
reactor clean cycle or longer). It is 
also assumed that the traps can be 
quickly replaced with clean units 
under isolation (e.g. double ball 
valves) so that no special operator 
precautions or purge cycles are 
required. 
• The gas "scrubber" is assumed to be 
a dual type unit that can be 
regenerated off-line for no process 
interruption. 
• Bubbler and gas cylinder changes 
are assumed to be scheduled for 
weekends, or have dual units so that 
no process interruption occurs. 
• Reactor cleaning schedules are 
based on both manufacturers' re- 
commended schedules and experi- 
ence in a production environment 
where possible. 
• Times for steps are from actual 
experience in high volume environ- 
ments, and are considered to be 
realistic for a typical HB-LED 
process. 
• Downtime for unscheduled main- 
tenance is taken at 5% of available 
hours for all systems. 
• Wafer yield (good product wafers 
out/wafers in) is assumed to be 90% 
for all systems (this allows for test 
runs in addition to run failures, see 
3.3 above). 
• Wafer capacities are taken from 
manufacturers' literature and pub- 
lished papers. 
Table 1 shows the times for all the 
steps in the cycle time and cleaning 
process for Emcore Discovery and 
Enterprise RDR systems. For calcu- 
lations, we have used the D125, DI80, 
E300 and E400 models which hold 3, 
7, 17 and 32 2" wafers/run respec- 
tively, thereby covering a wide range 
of capacities. The smaller systems are 
used for LD manufacturing and LED 
pilot lines, in addition to single wafer 
processing for electronic devices (100 
and 150 mm wafers for the D125 and 
Di80 respectively). The larger Enter- 
prise systems are used for higher 
volume devices such as LEDs, solar 
cells, HBTs and HEMTs. We as- 
sumed a three shift operation run- 
ning five days a week, 50 weeks a 
year, typical of higher volume opera- 
tions. 
Firstly, let us pick some typical 
numbers for the InGaAIP HB-LED 
process. Initially we will use a total 
layer thickness of 8~tm and an average 
growth rate of 2.5~m/hour, which are 
typical and realistic numbers. Figure 
1 shows the yearly net (i.e. yielded) 
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Table 2. Cost of produc&g the HB-LED epi structure by the process defined & the text (total layer 
thickness of 8 pm and average growth rate of 2.5 lam/hour), for the Discovery 125 and 180 and 
Enterprise 300 and 400 RDR systems, at volumes of 1OK, 20K and 40K 2" good wafers/year. 
Wafers 
needed/ 
year 
10,000 
20,000 
40,000 
RDR Model 
Number 
D125 
D180 
E300 
E400 
D125 
D180 
E300 
E400 
D125 
D180 
E300 
E400 
Throughput/ 
system 
3926 
9161 
22535 
42419 
3926 
9161 
22535 
42419 
3926 
9161 
22535 
42419 
Calculated# 
of systems 
2.55 
1.09 
0.44 
0.24 
5.09 
2.18 
0.89 
0.47 
10.19 
4.37 
1.78 
0.94 
Actual 
systems 
reqd 
10 
4 
(5) 
2 
1 
Cost/ 
wafer, $ 
82.60 
47.44 
46.54 
50.94 
76.52 
47.44 
34.40 
35.77 
76.52 
47.44 
(51.48) 
34.40 
28.18 
throughput in terms of 2" wafers, 
with all maintenance being performed 
during normal shift time, as defined 
above, for the four different system 
sizes. As expected, the numbers cale 
closely with the run capacities, since 
there are only small differences in the 
cycle times and maintenance needs for 
these systems. When comparing with 
systems from other manufacturers, 
this situation no longer necessarily 
holds - one must be cautious about 
assuming that systems with similar 
capacities have similar throughputs. 
The size of the equipment is not 
important - it is the number of 
good wafers produced per year for a 
given process that really counts. This 
is one area where a good COO model 
can be most useful, helping distin- 
guish between competing claims 
about capacity. 
Figure 2 shows the effect of chan- 
ging the growth rate for one size of 
system, the D180. The throughput 
increases with the growth rate, but in 
a sub-linear manner, because of the 
constant cycle (overhead) time. Typi- 
cally the growth rate is constrained by 
the process and material specifica- 
tions, but obviously, the higher the 
better. We have grown GaAs buffer 
layers and GaP window layers at rates 
up to 10 tam/hour, but more complex 
alloys or thin abrupt layers need to be 
grown at lower rates. Figure 3 shows 
the serious effect that a long cycle 
time can have on throughput. Here 
we have plotted the number of runs/ 
year (to remove the effect of wafer 
capacity and hence permit easier 
comparison) vs the cycle time for 
different types of  reactors. The 
RDR, with its quick cycle time and 
minimal maintenance, enjoys a sig- 
nificant advantage over other types. 
Having calculated the throughput 
of one system, the CO0 model 
calculates the number of systems 
needed to fulfill the required volume 
of wafers. It is easy to play "what if" 
scenarios and make an informed 
decision on which size would be 
best. If the number of systems is 
slightly over an integral, would the 
extra capacity needed be best filled by 
changing the number of shifts, work- 
ing overtime, going to a larger size 
system, or changing the process for a 
shorter run time? Another important 
consideration is the cost of the wafers, 
which will be affected by these 
different options, and that is the 
topic in the next section. 
Wafer  cos t  
Their are five major contributors to 
the cost of adding the epitaxial ayer 
to a substrate: 
Materials cost - MOs, process 
gases, carrier and purge gases, other 
chemicals. These figures should pre- 
ferably be taken from actual runs that 
yielded the desired material specifica- 
tions. For example, the HB-LED 
process requires a high V/Ill ratio 
for high brightness, resulting in high 
costs for phosphine. It is possible to 
run lower flows and obtain similar 
looking wafers, but they will not 
make as good LEDs. Definitions of 
alkyl usage efficiency also vary, but 
the best one is moles of Group III 
deposited on the wafers divided by the 
moles fed into the reactor. This takes 
into account the reaction efficiency 
and the wafer packing density. For 
Emcore RDRs producing state of the 
art structures and uniformities, these 
two numbers are typically 40-50% 
and 45-70% respectively [5,6], so the 
overall efficiency ranges from 18 to 
35%. Since the alkyls are a large 
fraction of the materials cost, it is 
important o maximize this figure by 
selecting the best reactor configura- 
tion and optimizing the process. 
Salary cost - No. of operators 
required x their salary + overhead x
total hours worked. This also has to 
include the maintenance t chnicians if
they are not included in the operator 
overhead cost. As we saw above, 
maintenance needs vary widely, de- 
pending on the type of system, so this 
category also impacts cost signifi- 
cantly. 
Facility cost - clean room area 
needed (footprint) x cost/area for that 
facility. 
Power cost - utilities cost/kW.hr x
number of kW needed by system x 
run time (formula 1) x runs/year 
(formula 2) 
Capital cost - cost of equipment, 
options and facilitization, depreciated 
over 5 years typically. 
It is the cost of the total number of 
systems required to produce the 
desired number of wafers/year that is 
important here, not the cost of an 
individual system. As we will see 
below, from a cost standpoint, it is 
usually better to have a few large 
systems than many smaller ones (all 
costs/wafer, except possibly for mate- 
rials, decrease as the system capacity 
increases). The exception to this is 
when only one large system is 
required. In this case a significant 
failure would shut production down 
completely, whereas with two or more 
smaller systems one would only lose a 
fraction of the output. 
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Table 2 shows the calculated cost 
for the HB-LED structure for four 
RDR system sizes. We have kept the 
same total layer thickness of 8 pm and 
average growth rate of 2.5 pm/hour 
used in the throughput calculations, 
and postulated required wafer out- 
puts of 10K, 20K and 40K/year. The 
table shows the theoretical (frac- 
tional) number of systems required 
and the corresponding integral num- 
ber actually needed. Note that the 
cost decreases as the system size 
increases, but then starts to increase 
again because the largest systems are 
underutilized at low volumes. The 
factor that drives the cost up is 
mostly the depreciation, since that 
cost is incurred whether the system is 
being used or not. As the required 
volume increases, the cost/wafer falls 
for the larger systems as their fixed 
costs are amortized over more wafers. 
The main conclusion is that fewer 
large systems will result in lower 
product cost than many small sys- 
tems, but there is a broad minimum 
which is influenced by how fully the 
systems are loaded. Therefore, for our 
selected process at the 10K wafers/ 
year level, one fully loaded D180 has 
almost the same product cost as the 
larger E300 running less than half the 
time. If an increase in volume is 
anticipated, then the larger system 
would be a better choice, since it 
would accommodate 20K wafers/year 
at a lower cost than two of the smaller 
systems. On the other hand, if there 
are several different products utilizing 
different material systems, running 
two smaller systems may offer great- 
er flexibility. 
In Table 2 we have assumed that the 
theoretically required 1.09 D180 sys- 
tems could be satisfied by one system. 
There are several reasons for this. One 
is that product ion schedules are 
seldom completely firm, and a wafer 
fab would probably not buy an extra 
machine for a 9% capacity increase. 
Another is that the 10K output could 
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Figure 4. Relative contributions to wafer cost of materials, labor, power,facilities, and depreciation, Jor 
(a) E400, and (b) D125,.for the same HB-LED structure. 
be achieved by either increasing the 
average growth rate to 2.8 lam/hour 
(realistic, since half the thickness is a 
window layer that can be grown at up 
to 10 pm/hour), or by cutting the 
structure thickness 10% to 7.2 pro. 
Obviously, these changes would have 
to be tested to ensure they do not 
adversely affect device performance, 
but they illustrate the type of trade- 
offs that can be evaluated with our 
CO0 model. Another consideration is 
the number of shifts, since reducing 
this will increase the number of 
systems needed for the same yearly 
output. If we look at the 10K wafers/ 
year of Table 2, and consider a DI80 
system, then the cost/wafer jumps 
from $47.44 for one system running 
three shifts to $79.83 for three systems 
running only one shift. In reality, 
some other costs, such as supervision 
and engineering may decrease some- 
what by going to one shift, but not 
sufficiently to make up such a large 
cost differential. 
Table 3 shows the throughput and 
cost for three different ypes of device 
structure for a fully loaded Enterprise 
400 system. The HB-LED is the same 
one used above, but allowing the tool 
to run its full capacity to give the 
minimum cost. The other two struc- 
tures are a solar cell, grown on 
100 mm GaAs or Ge substrates, 
which is relatively thick but which 
can be grown at a fast rate, and a 
Table 3. Yearly throughput and cost for three different device structures, (a) HB-LED, (b) solar cell, 
and (c) HEMT, for an Enterprise E400, fully loaded. Wafer size and structure parameters are as 
shown in table. 
Wafer System Structure Thickness, Growth #wafers/ Cost/wafer 
size capacity type p_m rate, year $ 
2" (51 ram) 32 HB-LED 8 2.5 42400 27.75 
100 mm 9 Solar cell 6 9.0 35000 60.91 
150 mm 4 HEMT 2 2.0 12700 67.60 
HEMT grown on 150 mm GaAs 
substrates. The growth rate for the 
latter is slow for the critical ayers, but 
faster for the buffer layers. It should 
be pointed out that the advantage of a 
fast cycle time becomes even more 
dramatic for these shorter growth 
times. 
Cont r ibut ions  to  wafer  
cos t  
The pie chart in Figure 4a shows the 
relative contribution of materials, 
facility, power, labor, and deprecia- 
tion to product cost for the HB-LED 
structure run on the E400 at full 
capacity (throughput = 42K 2" 
wafers/year). Figure 4b shows how 
the relative contributions change for 
the smallest system, also running at 
full capacity (3.9K 2" wafers/year). 
Note that for the large system, the 
biggest contribution is materials, with 
depreciation second. For the smaller 
system, the labor actual $ are almost 
the same as for the bigger system, so 
the percentage is much higher. The 
depreciation percentage is also higher 
for the small system, reflecting the 
fact that system capacity (and there- 
fore throughput for a given process) 
increases much faster than system 
cost as one moves to larger systems. 
These relative contributions help 
explain why the product cost is 
almost three times lower for the 
E400 than for the D125 when both 
are run at full capacity. At very low 
volumes, the cost on the larger 
systems can actually exceed that on 
the smaller systems, since they are so 
underutilized in this situation. 
Conc lus ions  
A Cost-of-Ownership (COO) model is 
described that comprehensively and 
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accurately incorporates an entire 
CVD process. This includes all steps 
of the deposition process, loading and 
unloading operations, and all routine 
and non-routine maintenance. The 
format is versatile to allow different 
types of reactor systems to be com- 
pared. Outputs of the model include 
yielded wafer throughput and wafer 
cost. This permits calculation of the 
number of systems needed for a 
specified wafer output, and the effect 
on cost of changing the size of the 
systems or process parameters. The 
example used here, a high brightness 
LED, is typical of the state-of-the-art 
compound semiconductor structures 
current ly  being produced by 
MOCVD in increasing volumes. The 
CO0 model shows that lower costs 
result from using the highest possible 
throughput system that is fully uti- 
lized. Running multiple shifts is also 
more cost effective than installing 
additional syst,~ms, largely due to 
increased epre,:i~tion costs incurred 
by the latter approa.'.h. This model is 
a useful and powerful tool that 
enables the user to make intelligent 
decisions on system type and size, 
staffing modes, and process alterna- 
tives, when planning a manufacturing 
facility utilizing any CVD technique. 
Emcore makes this model available to 
its customers in a computer program 
operating in a Windows environment. 
Contact: Bill Kroll 
EM CO RE Corporation, 
35 Elizabeth A venue, 
Somerset, NJ 08873, 
USA 
Tel: [1] (908) 271 9090 
Fax: [1] (908) 271 9686 
E-mail: Bill@ EM C O RE.com 
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